



[illegible]

BLOCK DIAGRAM

(UA : UMA)
(UV : DGPU = Nvidia N16V-GMR1)

Non Connected Standby





Use an OPO H/L
OPO setting to
OPO low.



→ 2014/2015
→ 2014/2015

Display Port




A	EDP
B	VGA
C	HDMI










Intel Version	ASUS P/N










```
SMU1ALERT# /PCHHOT#/GPP_B23
LOM during strap sampling:internal 20K PD;
When used as PCHHOT#, a 150k weak board
pull-up is recommended ;
```






Main Board





	1	0	NOTE
CFG4	DISABLE	ENABLE	eDP ENABLE

CPU - VCC DECAPS- Underneath the package



Capable: C1034, C1044, C1046, C1048, C1062, C1064, C1065, C1067
 规格: 4.7uF: C1030, C1031, C1041, C1047, C1043, C1044

CPU - VCC DECAPS- Place close to the package

CAP above 220F move to PWB page

Cap options check ok





Table 4-2. System Memory Interface Guideline Terminology and Descriptions

SGL Processor and Memory Type	SGL#			
	SDM4/48 SD-DIMM+EC	SDM4/48 SD-DIMM (w/EE)	SDM4/48 Memory Bank	LPDDR3 Memory Bank
Signal Group Details				
Clock (CLK)	CLK[3:0], CLK[3:1]	CLK[3:0], CLK[3:1]	CLK[3:0], CLK[3:1]	CLK[3:0], CLK[3:1]
System (STR)	STR[7:0], STR[7:0]	STR[7:0], STR[7:0]	STR[7:0], STR[7:0]	STR[7:0], STR[7:0]
Flash Enable (FEN)	FEN[3:0]	FEN[3:0]	FEN[3:0]	FEN[3:0]
Command (CMD)	MA[14:0], MA[14:0]	MA[14:0], MA[14:0]	MA[14:0], MA[14:0]	MA[14:0], MA[14:0]
Strobe	DQ[0:7], DQ[0:7]	DQ[0:7], DQ[0:7]	DQ[0:7], DQ[0:7]	DQ[0:7], DQ[0:7]
Strobe Enable (SEN)	SEN[3:0]	SEN[3:0]	SEN[3:0]	SEN[3:0]
Write	WE[3:0]	WE[3:0]	WE[3:0]	WE[3:0]
Strobe Enable (SEN)	SEN[3:0]	SEN[3:0]	SEN[3:0]	SEN[3:0]
Reset	RESET	RESET	RESET	RESET
Strobe Enable (SEN)	SEN[3:0]	SEN[3:0]	SEN[3:0]	SEN[3:0]



Defaulted Memory Resources

Module Name	Resource	Quantity
Module 1 (M1)	Memory (RAM)	1
Module 2 (M2)	Memory (RAM)	1
Module 3 (M3)	Memory (RAM)	1
Module 4 (M4)	Memory (RAM)	1















Figure 4-53. 886 U DOR4 x16 Devices Memory Driven V_{DDP-CA} Overview







All Vref trace must be 20 mils width



		Project Name: X441UBR		Rev: R2.1	
Title: CPU_PCH_CS12.EMMC					
Size: B		Dept.: ASUSTek COMPUTER INC.		Engineer: SZ/EE	
Date: Friday, April 27, 2018		Sheet: 20		of 102	





Global Parts Database		Part Number	Part Name	Part Description
RG	1000-0000000000	10000000000000000000	10000000000000000000	10000000000000000000
	1000-0000000000	10000000000000000000	10000000000000000000	10000000000000000000
RG	1000-0000000000	10000000000000000000	10000000000000000000	10000000000000000000
	1000-0000000000	10000000000000000000	10000000000000000000	10000000000000000000








SATA PORT	SATA USAGE DEFAULT/OPTION
PORT 0	RED
PORT 1	CCD
PORT 2	N/A
PORT 3	N/A


[illegible]








CHECK P0A CLK









Do not solder directly onto the board. Use the solder on the board to get the correct pin position.





$$REV = \langle REV \rangle$$
$$\overline{REV} = \langle REV \rangle$$






06037-00000000

06037-00000000

06037-00000000

06037-00000000

06037-00000000

06037-00000000

06037-00000000

06037-00000000

06037-00000000

06037-00000000

06037-00000000

06037-00000000

06037-00000000

06037-00000000

06037-00000000

06037-00000000

06037-00000000

06037-00000000

06037-00000000

06037-00000000

06037-00000000

06037-00000000


06037-00000000



06037-00000000

06037-00000000


06037-00000000

State	LPC	uSPI
902X	/non-uSPI	NA
903X	/non-uSPI	NA
903X	/non-uSPI	NA







6.6 Pin Assignment			
Pin Assignment and Description			
Pin#	Signal	I/O	Description
1	VCC	VCC	VCC, 3.3V ±10%
			Power supply: 100 nFpF max.
2	WAKE	O	Low pin impedance in the connector for system wake-up
3	NC		Not connected
4	NC		Not connected
5	DMO	DMO	(unused)
6	PC_M0A	I/O	I/O mode
7	PC_M0L	I/O	I/O clock
8	INT	I	Interrupts (connected) used to send data to system (host)





Thermal Policy





battery embedded (press pwr_sw 10sec, then reset ec)





The distance from U3301.34 to L3301 within 200 mil.
The distance from L3301 to +1.65V_LAN_C within 200 mil.




RTS 信号TV_LAN raise time >0.5ns




Symbol	Description	Value	Unit	Ref	Val
R1	Resistor	100	Ohm		
C1	Capacitor	100	pF		
L1	Inductor	100	nH		
U1	IC	74VHC04			
U2	IC	74VHC04			
U3	IC	74VHC04			
U4	IC	74VHC04			
U5	IC	74VHC04			
U6	IC	74VHC04			
U7	IC	74VHC04			
U8	IC	74VHC04			
U9	IC	74VHC04			
U10	IC	74VHC04			
U11	IC	74VHC04			
U12	IC	74VHC04			
U13	IC	74VHC04			
U14	IC	74VHC04			
U15	IC	74VHC04			
U16	IC	74VHC04			
U17	IC	74VHC04			
U18	IC	74VHC04			
U19	IC	74VHC04			
U20	IC	74VHC04			
U21	IC	74VHC04			
U22	IC	74VHC04			
U23	IC	74VHC04			
U24	IC	74VHC04			
U25	IC	74VHC04			
U26	IC	74VHC04			
U27	IC	74VHC04			
U28	IC	74VHC04			
U29	IC	74VHC04			
U30	IC	74VHC04			
U31	IC	74VHC04			
U32	IC	74VHC04			
U33	IC	74VHC04			
U34	IC	74VHC04			
U35	IC	74VHC04			
U36	IC	74VHC04			
U37	IC	74VHC04			
U38	IC	74VHC04			
U39	IC	74VHC04			
U40	IC	74VHC04			
U41	IC	74VHC04			
U42	IC	74VHC04			
U43	IC	74VHC04			
U44	IC	74VHC04			
U45	IC	74VHC04			
U46	IC	74VHC04			
U47	IC	74VHC04			
U48	IC	74VHC04			
U49	IC	74VHC04			
U50	IC	74VHC04			
U51	IC	74VHC04			
U52	IC	74VHC04			
U53	IC	74VHC04			
U54	IC	74VHC04			
U55	IC	74VHC04			
U56	IC	74VHC04			
U57	IC	74VHC04			
U58	IC	74VHC04			
U59	IC	74VHC04			
U60	IC	74VHC04			
U61	IC	74VHC04			
U62	IC	74VHC04			
U63	IC	74VHC04			
U64	IC	74VHC04			
U65	IC	74VHC04			
U66	IC	74VHC04			
U67	IC	74VHC04			
U68	IC	74VHC04			
U69	IC	74VHC04			
U70	IC	74VHC04			
U71	IC	74VHC04			
U72	IC	74VHC04			
U73	IC	74VHC04			
U74	IC	74VHC04			
U75	IC	74VHC04			
U76	IC	74VHC04			
U77	IC	74VHC04			
U78	IC	74VHC04			
U79	IC	74VHC04			
U80	IC	74VHC04			
U81	IC	74VHC04			
U82	IC	74VHC04			
U83	IC	74VHC04			
U84	IC	74VHC04			
U85	IC	74VHC04			
U86	IC	74VHC04			
U87	IC	74VHC04			
U88	IC	74VHC04			
U89	IC	74VHC04			
U90	IC	74VHC04			
U91	IC	74VHC04			
U92	IC	74VHC04			
U93	IC	74VHC04			
U94	IC	74VHC04			
U95	IC	74VHC04			
U96	IC	74VHC04			
U97	IC	74VHC04			
U98	IC	74VHC04			
U99	IC	74VHC04			
U100	IC	74VHC04			



X540SA R2.0 EMI 换到L3401前




Transformer R3-45
LAN GND



网络接口	网络接口
1	Pin 1
2	Pin 2
3	Pin 3
4	Pin 4
5	No Signal
6	No Signal
7	No Signal
8	No Signal


ASUS

ASUS		Title : LAN RJ45	
Revision : 1.0		Engineer : Dns 3 Dept 1	
Date : 2010/01/01		Rev : 1.0	
Project Name : X4410UBR		Rev : 1.0	




AUDIO JACK



Apple & NOKIA & HP & 4pole MIC





		Title : PHONEJACK	
ASUSTek COMPUTER INC.		Engineer:	
Size Custom	Project Name X441UBR		Rev R2.1
Date: Friday, April 27, 2018		Sheet: 37	of 58





LED indicator 1104 LED 測光











LPC DEBUG PORT





BOM

		Project Name		Rev
		X441UBR		R2.1
Title : DEBUG PORT				
Size	Dept.: ASUSTek COMPUTER INC. Engineer: EE			
A	Date: Friday, April 27, 2018		Sheet 44	of 102


eDP Panel




eDP CONNECTOR




eDP to VGA




CRT D-SUB



PWM Fan



CPU Thermal Sensor



5.3 Address Setting

HEXTYNU00000000 address to 00000000 is 0x0000.

5.6 ALERT pin hardware power-on testing (TOD)







The default value could be set after power up 100ms by different pull-up resistor of ALRT pin.

PULL-UP RESISTOR		TEMPERATURE (°C)
ALERT	1KΩ	72
	7.5KΩ	90
	10KΩ	100
	15KΩ	110

Route CPU_TEMP_OC, CPU_TEMP_OD and on the same type

10 mΩ — OTHER SIGNALS
 10 mΩ — GND
 10 mΩ — THERMADA(10 mΩ)
 10 mΩ — THERMOC(10 mΩ)
 10 mΩ — GND
 10 mΩ — OTHER SIGNALS
 Avoid FSB Power

USB 3.0 con.



WLAN con.








Table 4-1: Pin-to-Pin Relationship for USB Ports (Signal)			
Signal Name	Pin No.	Pin No.	Signal Name
USB2_0_1_D+	1	1	USB2_0_1_D+
USB2_0_1_D-	2	2	USB2_0_1_D-
USB2_0_1_VCC	3	3	USB2_0_1_VCC
USB2_0_1_GND	4	4	USB2_0_1_GND


Table 4-2: Pin-to-Pin Relationship for USB Ports (Power)			
Signal Name	Pin No.	Pin No.	Signal Name
USB2_0_1_VCC	1	1	USB2_0_1_VCC
USB2_0_1_GND	2	2	USB2_0_1_GND
USB2_0_1_VCC	3	3	USB2_0_1_VCC
USB2_0_1_GND	4	4	USB2_0_1_GND




USB3.0 Bus

USB3.0 Bus






Hall effect switch




1109:06033-00140000



BOM






		Project Name	Rev
		X441UBR	R2.1
Title : PWR_SW&HALL_SW			
Size	Dept.:	ASUSTek COMPUTER INC.	Engineer: EE
A			
Date: Friday, April 27, 2018	Sheet	56	of 102

Main Board



4/20 stuff R5710 and R5711





定位孔

a04822 5.0x8.0


P 5.0x8.0

a05228 2.3x3.0x8.0


R 2.3x3.0x8.0

a04758 2.3x8.0

Q 2.3x8.0












ASUS Design

ASUS		Part No.
Title : N4400-GE_F30-AT		Rev. 1.0
Drawn : ASUS	Checked : ASUS	Engineer : DE
Date : 2024-03-01		By : DE








LVDS




CRT









VRAM	2GB(128M*16)	03007-0003000	03003 1.18M*16 1.15V	MICRON/MTA1128M16T-09G5-A	03A 138 PJ-
DIMM 1	4GB (256M*16)	03007-0002100	03003 256M*16 1.35V	HYUNDAI/H3C406BCFR-NGC	03K 13K PJ-
		03007-0002100	03003 256M*16 1.35V	MICRON/MTA1128M16T-09G5-A	03A 138 PJ-
		03007-0002100	03003 256M*16 1.35V	MICRON/MTA1128M16T-09G5-A	03A 138 PJ-




Pin	Pin Name	Pin Function	Pin Description	Pin Description
1	1	1	1	1
2	2	2	2	2
3	3	3	3	3
4	4	4	4	4
5	5	5	5	5
6	6	6	6	6
7	7	7	7	7
8	8	8	8	8
9	9	9	9	9
10	10	10	10	10
11	11	11	11	11
12	12	12	12	12
13	13	13	13	13
14	14	14	14	14
15	15	15	15	15
16	16	16	16	16
17	17	17	17	17
18	18	18	18	18
19	19	19	19	19
20	20	20	20	20
21	21	21	21	21
22	22	22	22	22
23	23	23	23	23
24	24	24	24	24
25	25	25	25	25
26	26	26	26	26
27	27	27	27	27
28	28	28	28	28
29	29	29	29	29
30	30	30	30	30
31	31	31	31	31
32	32	32	32	32
33	33	33	33	33
34	34	34	34	34
35	35	35	35	35
36	36	36	36	36
37	37	37	37	37
38	38	38	38	38
39	39	39	39	39
40	40	40	40	40
41	41	41	41	41
42	42	42	42	42
43	43	43	43	43
44	44	44	44	44
45	45	45	45	45
46	46	46	46	46
47	47	47	47	47
48	48	48	48	48
49	49	49	49	49
50	50	50	50	50
51	51	51	51	51
52	52	52	52	52
53	53	53	53	53
54	54	54	54	54
55	55	55	55	55
56	56	56	56	56
57	57	57	57	57
58	58	58	58	58
59	59	59	59	59
60	60	60	60	60
61	61	61	61	61
62	62	62	62	62
63	63	63	63	63
64	64	64	64	64
65	65	65	65	65
66	66	66	66	66
67	67	67	67	67
68	68	68	68	68
69	69	69	69	69
70	70	70	70	70
71	71	71	71	71
72	72	72	72	72
73	73	73	73	73
74	74	74	74	74
75	75	75	75	75
76	76	76	76	76
77	77	77	77	77
78	78	78	78	78
79	79	79	79	79
80	80	80	80	80
81	81	81	81	81
82	82	82	82	82
83	83	83	83	83
84	84	84	84	84
85	85	85	85	85
86	86	86	86	86
87	87	87	87	87
88	88	88	88	88
89	89	89	89	89
90	90	90	90	90
91	91	91	91	91
92	92	92	92	92
93	93	93	93	93
94	94	94	94	94
95	95	95	95	95
96	96	96	96	96
97	97	97	97	97
98	98	98	98	98
99	99	99	99	99
100	100	100		






dGPU IO Power Sequence



dGPU Core Power Sequence



Kaby Lake-U IMV/P8 Power (2) [For CPU]




State	Pin7(S2)	Pin8(S3)	VDDQ	VTTREF	VTT
S0	1	1	On	On	On
S3	0	1	On	On	OFF(4-Z)
S4/S5	0	0	OFF (Discharge)	OFF (Discharge)	OFF (Discharge)






+3VA_DSW /
+5VSUS[System
Power]



Load Switch




Address Selection Table

Address	0x7E	0x7C	0x7A	0x78	0x76	0x74	0x72	0x70
PR9001	10k	1.5k	2k	3.6k	3.9k	4.3k	5.1k	5k
PR9002	Open	8.2k	6.2k	6.8k	6.7k	3.6k	2.7k	2k


Register Address

Address	0x00	0x01	0x02	0x03	0x04	0x05	0x06
R/W	W	W	W	R	R	R	R
Function	Temp. alert threshold setting			Sensed temp. data			



<Variant Name>

ASUS X441UBR		Project Name	Rev
Title: PW_PROTECTION			82.1
Size	Dept.:	Engineer:	Power
Date: Friday, April 27, 2018		Sheet	90 of 102



New Use This One

Part	Value	Unit
RES1	100	Ω
RES2	100	Ω
RES3	100	Ω
RES4	100	Ω
RES5	100	Ω
RES6	100	Ω
RES7	100	Ω
RES8	100	Ω
RES9	100	Ω
RES10	100	Ω


New Use This One

Part	1000		100		10	
	1000	100	1000	100	1000	100
RES1	100	100	100	100	100	100
RES2	100	100	100	100	100	100
RES3	100	100	100	100	100	100
RES4	100	100	100	100	100	100
RES5	100	100	100	100	100	100
RES6	100	100	100	100	100	100
RES7	100	100	100	100	100	100
RES8	100	100	100	100	100	100
RES9	100	100	100	100	100	100
RES10	100	100	100	100	100	100


New Use This One

Part	Value	Unit
RES1	100	Ω
RES2	100	Ω
RES3	100	Ω
RES4	100	Ω
RES5	100	Ω
RES6	100	Ω
RES7	100	Ω
RES8	100	Ω
RES9	100	Ω
RES10	100	Ω

New Use This One




+1.35VSG[For GDDR3L]





AC-IN Mode

1 +3VA/+5VA/+3VA_EC
 (to EC) 2 EC_RST#
 (EC to power) 3 VSUS_ON
 +VSUS/+VSUS
 (PCR to EC) 4 ME_SusPwOnAck
 (power to EC) 5 SUS_PWRGD
 (EC to PCR) 6 PM_RST#
 (EC to PCR) 7 AC_PRESENT
 (to EC) 8 PWR_SM#
 (EC to PCR) 9 PM_PWRST#
 (PCR to EC) 10 PM_SLP_A#
 (PCR to EC) 11 PM_SUSC#
 12 PM_SUSB#/SLP_LAN#
 (PCR to power) +1.1VM_LAN
 (EC to power) ME_SLP_M_EC#
 +1.1VM/+3VM
 (EC to power) 13 SUSC_EC#
 +0.6V/+1.2V/+1.8V/+3V/+5V
 (EC to power) 14 SUSB_EC#
 +1.05V/+1.2V/+1.8V/+3V/+5V
 (power to EC) ME_VM_PWRGD
 (EC to PCR) ME_PWRCK
 15 SYSTEM_PWRGD
 +VTT_CPU
 (CPU to power) GFX_VR_ON
 16 +VTT_CPU_PWRGD/
 (power to CPU) GFX_VID
 +VGFX_CORE
 (power to EC) GFX_PWRGD
 18 ALL_SYSTEM_PWRGD
 (EC to power) CPU_VRCH
 19 +VCCIN
 CLK_PWRGD
 (Inversion of CLK_RST#)
 (power to EC) 20 CORE_PWRGD
 (EC to PCR) 21 PM_PWRCK
 (PCR to CPU) H_DRAM_PWRGD
 (PCR to CPU) H_CPU_PWRGD
 (PCR to CPU) 22 BUF_PLT_RST#



X441UBR Power-On Sequence

Timing Diagram Rev.2.1

AC-IN Mode

